Logic Synthesis and STA

Planned

How RTL becomes gates that meet timing.

What it will cover

• Synthesis flow
• Liberty libraries
• Constraints
• Timing paths
• OCV
• Multi-corner analysis
• Timing closure

This outline is a first draft, and the detailed lesson list is being prepared.