RTL and SystemVerilog

Planned

Code that synthesizes the way you intended.

What it will cover

• SystemVerilog for design
• Interfaces and packages
• Lint
• Reset architecture
• CDC methodology
• Low-power intent (UPF)

This outline is a first draft, and the detailed lesson list is being prepared.