Post-Silicon Validation

Planned

The day the chip comes back from the fab.

What it will cover

• Bring-up
• ATE
• Characterization
• Shmoo plots
• Silicon debug
• Yield
• Failure analysis

This outline is a first draft, and the detailed lesson list is being prepared.