Design for Test

Planned

Make every manufactured chip testable.

What it will cover

• Fault models
• Scan
• ATPG
• Compression
• MBIST
• Boundary scan and JTAG

This outline is a first draft, and the detailed lesson list is being prepared.